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Average Interconnection Length and Interconnection Distribution 
for Rectangular Arrays
Abstract
In this paper we show that it is necessary to utilize different partitioning coefficients in 
interconnection length analyses which are based on Rent’s rule, depending on whether one- or 
two-dimensional placement strategies are used, p is the partitioning coefficient in the power-law 
relationship afiP which provides a measure of the number of interconnection that cross a boun­
dary which encloses B blocks. The partitioning coefficients are p=/?/2 and p =p for two- and one­
dimensional arrays, respectively, where p is the experimental coefficient, of the Rent relationship 
T=aBP. Based on these separate partitioning coefficients, an average interconnection length pred­
iction is presented for rectangular arrays that outperforms existing predictions. Examples are 
given to support this theory.
11. Introduction
The estimation of interconnection lengths on a chip is important for several reasons: it is a rough 
indicator of the chip size [1], it is a measure of the goodness of cell placement, and it allows a first cut esti­
mate of the delay of a typical logical path on a chip [2]. Estimates of interconnection length can be made 
in various phases of the design process. Those estimates made in the early stages of the design shoiild rely 
on a few simple parameters. As more design information becomes available additional parameters may be 
taken into account to refine the accuracy of the average interconnection length estimate.
The terminal-block relationship, T=aBp , Rent’s rule, where a and p are empirical constants and p is 
typically between .57 and .75 [3] has proved useful in the analysis of interconnection lengths [4-11]. The 
Rent relationship provides a measure of the number of interconnections which cross a given boundary 
which encloses B blocks. Simple first cut estimates of the average interconnection length for square arrays 
can be made in the early stages of a design based on two parameters, the number of cells to be placed on 
the chip and the empirical coefficient p of the Rent relationship [4]. However, in some instances, the aver­
age interconnection length predictions based on the Rent relationship tend to consistently overestimate the 
actual interconnection length for both rectangular and square arrays [4,11].
In this paper we will consider the estimation of average interconnection lengths and the distribution 
of interconnection lengths in analyses based on Rent’s rule. We generalize the Rent relationship to the 
power-law relationship, aZ?P, where p is referred to as the partitioning coefficient, and investigate the use 
of the power-law relationship in a number of studies [4-7,11]. Based on these investigations we determine 
whether there is a one-to-one correspondence between p , the empirical coefficient of the Rent relationship, 
and p, the partitioning coefficient of the power-law relationship. Afterwards we propose an average inter­
connection length estimate for rectangular arrays based on our findings.
In section 2 we consider the methodology presented by Sastry and Parker [6,7] in describing inter­
connection distributions based on Rent’s rule. We expand their analysis to a two-dimensional lattice model 
and introduce the notion of separate partitioning coefficients for one- and two-dimensional placements of 
logic cells. In section three we consider square arrays. To test our theory on the size of the two- 
dimensional partitioning coefficient we construct interconnection distributions based on the methodology
2used in the derivation of a popular average interconnection length prediction method [4]. We compare our 
generated interconnection distributions to actual interconnection distributions and afterwards compare 
predicted average interconnection lengths to actual average interconnection lengths.
In section four we consider rectangular arrays. We show that a rectangular array is characterized by 
two partitioning coefficients, one for the two-dimensionally placed cells and one for the one-dimensionally 
placed cells. The concept of a top-down versus bottom-up partitioned array is introduced. An average 
interconnection length prediction is derived for rectangular arrays and is shown to outperform an existing 
prediction scheme [11]. In section five the theories presented in the paper are tested out on actual designs 
collected from the literature [12-17]. Section six contains the conclusions.
2. One-dimensional versus Two-dimensional Partitioning Coefficients
In this section we utilize the approach outlined by Sastry and Parker [6,7] to characterize intercon­
nection length distributions. Our analysis differs in that we distinguish between different placement stra­
tegies which result in one- and two-dimensional array representations. The concept of separate partitioning 
coefficients for one- and two-dimensional arrays is introduced.
In the analysis, a chip consists of a collection of cells. A cell may be a gate, as in a gate array, or a 
logic block, as in a master image design. The sample space is the set of the possible placements of a given 
cell on an array. In the one-dimensional model the cells are placed in a row and a row may be several cells 
deep. In the two-dimensional model the cells are placed in a lattice. Distances are measured in a radial 
fashion from an arbitrary origin. When using the lattice model Manhatten distances (horizontal and verti­
cal directions only) are assumed. In each case a cell is considered a point source whose distance from the 
arbitrary origin is x. Figure 1 shows the one-dimensional row model and the two-dimensional lattice 
model.
Using the notation of Sastry and Parker [6,7] let L(x) denote the random variable defined on the 
sample space that measures the length of an interconnection from its source to the point of crossing at the 
boundary x. Recall that in the two-dimensional lattice model, the distances are measured in a radial 
fashion from the origin. Let A denote the event that an interconnection bom from a gate in (t-d t,t)
3o
(a)
Figure 1. (a). A one-dimensional row model with a depth of three, (b). A two-dimensional 
lattice model. Distances x=l and x=5 from the origin o are shown.
crosses the boundary at x :
A = x-t <L(x) < x -t+ d t,  (1)
let B denote the event that an interconnection bom before t crosses the boundary at x :
B =L(x) > x - t ,  (2)
and let C denote the conditional probability that an interconnection crossing the boundary at x was bom in
{t-dt ,t), given that it was bom before t :
C = A \B . (3)
If F{x) and f ( x )  represent the distribution and density functions of L(je), respectively, the probabilities of
the three events defined above are given by
P ( A ) = f( x - t )
P ( B ) = l - F ( x - t )  (4)
P(C) = P(A \B) = Z (x - t)d t  = JtepQ?jjfry
where P(C) = P(A)/P(B) since A is a subset of B . The distribution of interconnection lengths, F(x), 
may be found by integrating Z{x-t), that is,
F(x) = 1 -  exp[-|z(x -  t)dt ] (5)
where exp (a )=ea . Assuming the power-law relationship a#P yields the number of interconnections cross­
ing any boundary x and B is the number of blocks or cells contained within the boundary, then the power- 
law relationship can be used to characterize Z(x - 1), the instantaneous number of interconnections
4crossing the boundary at x .
In the one-dimensional representation of a chip the number of cells in the interval [0, x] is 
C(x) = 2Kx, where K is the depth in cells of the row. Thus, using the power-law relationship it is possible 
to write
|z (x  -  t)dt = oc(2Ajc)P. (6)
Based on Equation (6), the interconnection length distribution is
F {x)= \-e xp (-a {2 K fx* )
= 1 -  exp(-jxr )
which is a Weibull distribution function with scale parameter j=a(2iT)P, location parameter 0, and shape 
parameter r=|3.
In the two-dimensional representation of a chip, the number of cells as a function of x , where x is 
measured radially from the origin, is C(x) = 2jc2 + 2jc + 1. If we approximate the number of cells in terms 
of distance x as C(x) = 2x2, then, analogous to the one-dimensional case, the total number of interconnec­
tions bom in [0, x] which cross the boundary at x leads to
Jj z ( x - t ) d t =  a (2 x 2)P (8)
which has the form of a Weibull distribution function with scale parameter s=a2P, location parameter 0, 
and shape parameter r =2(3.
The scale parameter s and the shape parameter r of the Weibull distribution can be estimated if the 
interconnection distributions of a design or logic graph are available. In [6,7] Weibull parameters were 
found for interconnection length statistics in the form of quantized frequencies for the three logic graphs 
given in [5] by using both a graphical method and the method of moments. The graphical estimation of s 
and r for the three logic graphs and the resulting Weibull density functions in comparison to the experi­
mental data are shown in Figure 2.
We hypothesized that the number of interconnection emanating from a cluster of B logic cells 
adhered to the power-law relationship aflP. We now consider whether the actual Rent empirical 
coefficients of the relationship T=aBP have a direct one-to-one correspondence with the power-law
5• actual
interconnection length, x
Figure 2. Weibull density functions with scale parameter s and shape parameter r for the three 
logic graphs in [5]. p is the experimental Rent coefficient.
coefficients. If we assume the logical graphs in Figure 2 may be represented by the two-dimensional model 
as is specified in [4,5] we find for the three logic graphs the shape parameter, r= 20, does not correspond to 
2p ; rather, it is closer to p , where p is the experimental Rent coefficient This is not unexpected since 
Weibull density functions with a shape parameter greater than one have a bell-curve shape [18] which is 
contrary to observed interconnection length distributions in chip designs. Based on this evidence, we pro­
pose the following: for two- and one-dimensional placements a partitioning coefficient P=p/2 and $=p, 
respectively, should be used in average interconnection length prediction methods based on Rent’s rule. In 
the remainder of this paper we provide evidence based on previous studies and actual design data collected 
from the literature that different partitioning coefficients should be utilized depending on whether a one- or 
two-dimensional placement and routing approach is followed.
63. Interconnection Distributions and Average Length for Square Arrays.
In this section we investigate the effect of using a partitioning coefficient of p=p versus using a parti­
tioning coefficient of J3=p/2 as proposed in the previous section on a popular average interconnection 
length estimate for two-dimensionally placed square arrays [4]. In order to gain more insight as to why one 
partitioning coefficient may be better than another, we construct interconnection distributions based on the 
methodology used, in deriving Donath’s average interconnection length estimate. These interconnection 
distributions will be compared to previously published interconnection distributions [5]. Afterwards, com­
parisons of predicted average interconnection lengths are made to the logic examples in [4].
Donath’s prediction of average interconnection length relies on the hierarchical nature in the place-
\ ,
ment of logic cells. The reasoning behind the estimate will be reviewed briefly. Given a logic graph of C 
logically interconnected nodes, the expected number of boundary terminals may be predicted using the 
power-law relationship aC^. If we assume a logic graph consisting of C nodes is composed of groups of 
size Ni nodes, then the total number of groups of size N\ in the logic graph is C IN\ and the total number of 
terminals associated with a graph of size C divided into groups of size N\ is
aNfi C /N i = a N i^1 C. (9)
If at the next level of the hierarchy, the nodes are divided into groups of size N 2, Ni>Ni, then the number
of terminal connections associated with interconnecting the groups of size N 1 is
a C  (Nft-1 - N f - 1). (10)
The number of connections interconnecting the groups of size N\, n(N\), is simply some fraction /  of
those terminals:
n(N{) = /  clC (N i^ 1 - N f - ' ) .  (11)
For example, for nets which connected two points, /  = 1/2. It is assumed that the fraction /  is uniform
throughout all the levels of the hierarchy.
In order to hierarchically partition the logic graph, groups of 4 are used. For example, at level 0, 4 
groups of size 1 are interconnected; at level 1, 4 groups of size 4 each are interconnected. Using the 
method of moments the average interconnection length in cell pitches, R , is given by
7R =
^ n ( 4 ') r ( 4 ‘)
^ n ( 4 ')
( 1 2 )
where r(4l) is the average level / interconnection length of the 4 groups of size 4Z assuming every node in 
each one of the groups is equally likely to be connected to every other node in the other three of four 
groups and L=log(C)/log(4) is the number of hierarchical levels in the design. For the two-dimensional 
array model, the average level l interconnection length is
r(4') = ^(2 ‘x + 2‘ÿ) -  + 2~'y) (13)
where x and y correspond to the horizontal and vertical directions, respectively and the average array 
interconnection length, R , is [4]
R = CP" 1/2- l  1-CP_3/2"4FI72ZÏ------ÏZ4F37T- (14)
for p*.5. Note that the average interconnection length is a function of two parameters, p and C .
In order to construct the interconnection length interconnection density,/(x), based on Donath’s 
average interconnection length prediction method, we need R in the form
x=Xmax
* = £ / ( * ) *  (15)
which is basically the expected value of f ix ) .  The average path length of four two-dimensionally placed 
groups of size 4Z may be expressed analytically as shown in Equation (13) or it may also be expressed as 
the summation
r(4') = (16)
where SA,(x ) is the number of paths of length x and 6 is the number of combinations of two groups out of 
the four groups. We have determined S4,(x) analytically. Unfortunately S^Oc) is not a continuous func­
tion so a closed form solution for the interconnection density could not be found. Instead, we wrote a pro­
gram which kept track of the number of interconnections of length x at each level of the hierarchy and, at 
the end, summed each of the contributions to find the total number of interconnection of each length x . 
These totals were divided by the total number of interconnections in the design to create a statistical inter­
connection density. Statistically calculating f(x) is a matter of solving
8*( P )  =
i^(&-d
"IZcTFiy.V4'(P-Dr(40
1-40-D
_ 6(l-CO-D) % « ™ XX S'Wx
(17)
f ( x )x .
In Figure 3 statistically calculated interconnection frequencies based on the hierarchical partitioning 
of a logic graph in groups of 4 with two partitioning coefficients, $=p and J3=p/2 are plotted along with the
p/2 P * actual
interconnection length, x
Figure 3. Comparison of interconnection density versus interconnection length: actual, 
statistically calculated with a partitioning coefficient P=p, and statistically calculated with a 
partitioning coefficient P=/?/2, for the three logic graphs in [5].
9actual interconnection distributions for three logic graphs. It is evident that a partitioning coefficient of p /2 
results in a interconnection distribution which more closely resembles the actual interconnection distribu­
tion. This being the case, we should also expect that Donath’s average interconnection length prediction 
calculated with a partitioning coefficient of (3=p /2 would also result in a more accurate estimation of the 
average interconnection length than the originally proposed partitioning coefficient of p=p. Comparisons 
made on the logical designs in [4] are shown in Table 1. The average interconnection lengths predicted 
using a partitioning coefficient of p=p/2 are closer than those predicted using a partitioning coefficient of 
P=P-
4. Average Interconnection Length of Rectangular Arrays
For large designs or designs with a rectangular array, that is, an array of Cx cells by Cy cells with 
Cx*Cy, it is a common practice to partition the logic graph into sections, place and wire the smaller sec­
tions, and afterwards place and wire the previously wired sections [19]. For a rectangular array with sub­
stantially more rows than columns, this would involve dividing the array into several groups, each group 
consisting of several rows of the array and performing a two-dimensional placement and routing on these 
individual groups. Afterwards, a one-dimensional placement and routing of the previously wired groups 
would be performed. A technique used to predict the average interconnection length should take these 
design steps into account In this section we develop an average interconnection length prediction for rec- 
tangular arrays which is based on partitioning an array first into two-dimensional groups and then into 
one-dimensional groups. The prediction relies on the proposed separate partition coefficients for one- and
Table 1. Comparison of average interconnection length of the logic designs in [4] using two 
different partitioning coefficients, $=p and j3=p/2, to experimental average lengths.
cells P R exp. R(p) R exp JR(p) R(p/ 2) R exp./i? (p 12)
60 .67 1.29 2.76 0.47 2.23 0.58
528 .59 2.15 4.02 0.53 2.70 0.80
576 .75 2.85 5.26 0.54 3.00 0.95
671 .57 2.63 4.07 0.65 2.71 0.97
1239 .47 2.14 3.76 0.57 2.64 0.81
2148 .75 3.50 7.37 0.48 3.36 1.04
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two-dimensional array placements. We compare and contrast our prediction with that of Masaki and 
Yamada [11].
Consider hierarchically partitioning a rectangular array. The partitioning consists of a set of subar­
rays where each subarray is characterized by the number of groups in the subarray, the cell size of a group, 
and the placement of the groups relative to one another, i.e., one- or two-dimensional placement. For 
example, in the previous section on square arrays, r (4*) can be characterized as a two-dimensional place­
ment of four groups of size 4Z. One may either take a top-down or a bottom-up partitioning approach.
In a top-down partitioning approach the rectangular array is successively divided into four groups,
that is, the array is initially divided into four groups and in the next step each of the groups is divided into
I ' \
four groups. The dividing process ends once the smaller dimension of a group is of size one. What
remains is a set of 1 by £ one-dimensional arrays. In a bottom-up partitioning approach, initially the array
is partitioned into set of subarrays of size four and each cell is considered a group. In the next step the
array is partitioned into a set of subarrays consisting of four groups of size four. This process continues
until the width of the four groups is equal to the width of the array under investigation. The remaining
groups are then hierarchically partitioned one-dimensionally into groups of four. The successive divisions
of a 16 by 128 cell array is depicted in Table 2 for both a top-down and a bottom-up partitioning approach.
We propose using both a bottom-up partitioning approach and different partitioning coefficients 
depending on whether a one- or two-dimensional placement is used for predicting the average interconnec­
tion length in rectangular arrays. In the average interconnection length prediction method of Masaki and
Table 2. Bottom-up and top-down partitioning of a 16 by 128 cell array.
top down bottom up
level group
size
number 
of groups
placement
dimension
group
size
number 
of groups
placement
dimension
1 8x64 4 2D lx l 4 2D
2 4x32 4 2D 2x2 4 2D
3 2x16 4 2D 4x4 4 2D
4 1x8 4 2D 8x8 4 2D
5 lxl 8 ID 16x16 4 ID
6 16x64 4 ID
11
Yamada [11] a top down partitioning approach is taken and one partitioning coefficient is used. The aver­
age interconnection in terms of two partitioning coefficients, p \ and P2 is
*
Lj-l
*
W -l \ - i  1
R (P 2 j> i )  = ^ n ( l p ù n ( . l )  +
b é
+ ^ n ( / , P i ) +  f o n ( l> P 2 )
b é
where the subscripts 1 and 2 refer to the partitioning dimension of the array. If the array is of size Cx cells 
by Cy cells and Cx > Cy then the number of levels in the two- and one-dimensional partitioning are 
L 2 = log(Cy *)/ log(4) and L i = log(Cx ICy)/ log(4), respectively..
The only term which has yet to be defined is r i(/) which is the one-dimensional average interconnec­
tion length at level / for a sub array of four groups. Consider a one-dimensional array with two groups of 
size wx by wy separated by a distance dx as shown in Figure 4. The total path length between the two 
groups, which is the total length of interconnection between the two groups assuming each cell in one 
group is connected to each cell in the other group, is
w  vv w m w
PL(yvx,wytdx)= ^  +wx+dx~ia]x + \jb~ja ly)
= W'x2w>2[(wx +dxjx + -  y ^ - ) y ].
In our application we need 4 groups in a one-dimensional row array; thus, the average path length is
(19)
Wx dx wx
da ja ) • • • dbjb) • • •
A
•
•
•
•
•
•
•
•
•
•
•
• • • • • •
V
Wv
Figure 4. Two groups of size wx cells by wy cells separated by dx cells.
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ri = [3 PL (wx ,wy ,0) + 2 PL (wx ,wy ) + PL (wx ,wy ,2wx)] / (6wxhvy2)
= 4 ^  + | ( w , -  J L ) / .
(20)
The summation of path lengths for the one-dimensional array may now be expressed as
^ =  ^ a / C  [(4'C , -  ( 4 '« C ,y - l] [ | 4 'C , f  + } (C , -  -¿Ujy] (21)
The two-dimensional path length is
(22)
The total number of connections in the rectangular array is
,) + L^ n ( l ,p 2)= afC(1 + C,*p ~n -  C"-'). (23)
The average interconnection length may be found by substituting Equations (21), (22), and (23) into Equa­
tion (18). Note that the resulting average interconnection length equation does not depend on a f .
The effect of the differing partitioning coefficients on the interconnection density is shown in Figure 
5 for the rectangular array of size 71.31 cells by 20 cells, Part D.3 [11], along with the resulting average 
interconnection length predictions and the actual average interconnection length. In this example our pro­
posed partitioning coefficients of P=p/2 for the two-dimensional partitioning and $=p for the one­
dimensional partitioning more closely predicts the average interconnection length. Note that the slight 
differences in the three density functions do make significant differences in the final outcome of the aver­
age interconnection length.
The remaining examples from [11] are shown in Table 3. ÆWaî(P) is the average interconnection 
length predicted using the formulas of Masaki and Yamada and R (p2,Pi) is our proposed average intercon­
nection length prediction. For the square array examples (Part B) the partitioning coefficient of P=/?/2 pro­
vides a better prediction of the average interconnection length as was also shown in the examples in section 
2. For part D, two of Masaki and Yamada’s predictions are fairly close while one is far off, and for our 
predictions one is very close and two are far off. Looking more closely we find that although all three
13
Figure 5. Interconnection densities for the bottom-up partitioning of rectangular array of size 
71.31 cells by 20 cells, part D.3 [11], using three combinations of partitioning coefficients.
Table 3. Comparison of average interconnection length with two different partitioning 
coefficient, fi=p and ]3=p/2, and experimental average interconnection lengths. A Rent 
coefficient of p=.666 is used in all examples.
example array size R exp RMas(p) R exp/Rmos(p ) R (pl2j>) R qx\)/R(p/2,p)
A.1 7.29x10.01 1.998 2.908 0.687 2.391 0.836
A.2 7.53x10.35 2.270 2.955 0.768 2.414 0.940
A.3 7.24x9.95 1.877 2.899 0.648 2.386 0.787
B.l 15.88x15.88 2.736 3.840 0.713 2.637 1.038
B.2 15.36x15.36 2.198 3.784 0.581 2.619 0.839
B.3 15.39x15.39 2.887 3.788 0.762 2.620 1.102
C.l 6.54x8.41 1.579 2.707 0.583 2.271 0.695
C.2 6.77x8.71 1.384 2.754 0.502 2.296 0.603
C.3 6.95x8.93 2.077 2.787 0.745 2.313 0.898
D.l 86.22x20.00 6.159 7.341 0.839 4.704 1.309
D.2 74.34x20.00 6.475 6.821 0.949 4.430 1.462
D.3 71.31x20.00 4.634 6.686 0.693 4.358 1.063
arrays are roughly the same size one average interconnection length is far below the others (4.63 versus 
6.16 and 6.48). Assuming these are random placements, we contend that the placement with the lowest 
average interconnection length represents a very good placement while the other two are not nearly as
14
good. All in all, our average interconnection method seems to more closely predict the average intercon­
nection length of a rectangular array.
5. Comparison to Actual Designs
In this section we compare our average interconnection length prediction formulas to the average 
interconnection length prediction of Masaki and Yamada [11] for a series of published designs [12-17]. 
We consider what type of designs the prediction methods do well on.
It is a common occurrence in logical designs that the entire array is not completely populated with 
cells. Given an internal array of a chip ( not including I/O cells) of size Ax cells by Ay cells with U percent 
of the cells of the array utilized in a design, then we can approximate the number of cells utilized in each 
direction as
Cx =AX <U
(24)
Cy=Ay<U.
For example, in [15] the array is 26 cells by 32 cells and 90% of the cells are utilized; therefore, =24.67 
and Cy=30.36. If a utilization is not specified for a design, a utilization of 80% is assumed, although any 
utilization may be assumed. The utilized cells in each direction and the partitioning coefficients are the 
parameters of the interconnection length predictions.
The results of the interconnection length prediction formulas are expressed in cell pitches in the x 
and y directions, Rx and Ry, respectively. To convert this to the average interconnection length in metric 
units, the cell dimensions need to be determined. In our analysis we assume 85% of a chip dimension is 
allocated to the wiring of the internal cells; the remaining 15% is allocated to the I/O circuitry. Thus, given 
a chip of size Dx-lmm  by Dy -Smm , the internal wiring dimensions are Ix=5.95mm and 7>=6.80mm. The 
cell sizes in the x and y directions, Sx and Sy are
SX=IX/CX
Sy =Iyl Cy
(25)
and the average interconnection length, L , is
L —Rx Sx + Ry Sy. (26)
If the actual wiring statistics are specified in terms of net lengths, then the interconnection length is found
15
by dividing the net length by the average fanout in the design. If one is not given, a fanout of 2.5 is 
assumed.
When comparing average interconnection predictions in metric units, L , we will consider a range of 
Rent coefficients bounded by p=.666 and p=.750. Since our average length prediction for rectangular 
arrays, L (p2,P0, relies on separate partitioning coefficients, p2=/?/2 and pi =p, for the two- and one­
dimensional placements, respectively, we will compare our prediction to Masaki and Yamada’s, Lmos (P), 
using two partitioning coefficients, P=p and P=p/2. The characteristics of the six designs we will consider 
are given in Table 4. In Figure 6 the actual and predicted interconnection lengths in metric units are com­
pared for the designs in Table 4.
A number of comments are in order. For designs C and D, Cx ~Cy; therefore, our prediction, 
L(P/2,P) is similar to LMas (p 12) and provides an accurate prediction of the actual length. In design B, a 
rectangular array with Cx roughly twice Cy,L(p l2 ,p) again most closely predicts the actual interconnec­
tion length. Meanwhile, LMas(p/2) underestimates the length while LMas(p) overestimates the length. 
Design A is interesting because this time Lm<u(p  ) also underestimates the actual length. This is attributed 
to the top-down partitioning which results in a large number of short interconnections.
The average interconnection length formula L(pl2,p) predicted the average lengths of the four 
designs, A, B, C, and D, quite well. These designs were all automatically placed and wired and were also 
more or less random. This random aspect even holds true for designs B and C which are multipliers 
because when viewing the photomicrograph of the chips [13,14], the cells seem to be more or less uni­
formly distributed on the chip. In contrast, we consider two design examples, E and F, which tend to have
Table 4. Characteristics of Six Designs Used to Calculating Average Interconnection Length.
Design ref. cx U Dx (mm ) Dy (mm )
A [12] 133 12 .80 6.5 6.5
B [13] 68 32 .53 9.4 9.2
C [14] 72 68 .92 9.0 9.2
D [15] 32 26 .90 7.6 7.3
E [16] 239 27 .52 7.8 7.8
F [17] 80 92 .65 7.0 7.0
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Design
A
actual
L (.333, .666) 
¿(.375, .750)
LMasC333)
¿Aiat (.375)
¿Mai (.666)
¿Afa, (.750)
------- r
0 0.25 0.5 0.75
Design
B
actual
¿(.333, .666) 
¿(.375, .750)
¿Mo,(-333)
¿Ma, (.375)
L\fas (.666)
¿Mo,(-750)
I
0 0.25 0.5 0.75 1 1.25 1.5
Design
C
actual
¿(.333, .666)
¿(.375, .750)
¿Ma, (.333)
¿Afa, (.375)
¿Ma, (.666)
¿M a, (.750)
--------- T
0 0.25 0.5 0.75
¿(.333, .666)
¿(.375, .750)
actual
Design
D ¿Ma, (.333)
¿Ma, (.375)
¿Ma, (.666)
¿Ma, (.750)
i i  n
0 0.25 0.5 0.75 1.25
Design
E
actual
W . 375)
¿(.333, .666)
¿(.375, .750) ¿(.333, .666)
¿(.375, .750)
¿Mo, (666)
¿Mo, (-750) ¿Mo, (.666)
1 -----1---- ----- 1------ 1 ¿ mo, (.750)
3 0.25 0.5 0.75 1 1 .........  1 1
actual
¿Ma, (.333)
¿Ma, (.375)
0.25
Average Interconnection Length (mm)
0.5 0.75
Figure 6. Actual interconnection lengths and predicted average interconnection lengths of the 
designs characterized in Table 4, for a range of Rent experimental coefficients bounded by 
p=.666 and p=.750.
a more structured layout on the chip. Design E is a 16 bit by 16 bit multiplier and Design F is a micropro­
cessor. The predicted average interconnection length for design E is much greater than the actual average 
interconnection length. A photograph of the fabricated chip which contains Design E [16] gives a clue as
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to why this occurred. The layout of the chip is highly structured and occupies less than 75% of the array 
area. It is possible to modify the internal cell area in the calculations to that which is actually utilized in the 
design. This would result in smaller cell sizes and, therefore, shorter average interconnection lengths 
predicted. The prediction for the average interconnection length of design F underestimates the actual 
average interconnection length. This is because the microprocessor contains a large number of busses and 
does not truly qualify as a random design. In short, our proposed average interconnection prediction 
method works best on random logic designs which are more or less uniformly distributed on the cell array.
6. Conclusions
In this paper we proposed the general power-law relationship afiP to provide an estimate of the 
number of interconnections crossing a boundary which encloses B blocks or cells rather than the typically 
utilized Rent relationship aBp. We have shown that it is necessary to utilize different partitioning 
coefficients, |J, in average interconnection length prediction formulas and interconnection density formulas 
which are based on Rent’s rule, depending on whether a one-dimensional or two-dimensional placement 
strategy is used. The partitioning coefficient is P=p/2 and for two- and one-dimensional arrays, 
respectively, where p is the experimental Rent coefficient Based on these finding an average interconnec­
tion length estimate is presented for rectangular arrays which outperforms other existing estimates.
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